

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Jeon, et al.

Serial No.: 10/761,009

Art Unit: 2814

Examiner: Pham, Long

Filed: 01/20/2004

For: Method for Forming a Thin, High Quality Buffer Layer in a Field Effect Transistor and Related Structure

APPEAL BRIEF

Mail Stop Appeal Brief - Patents Honorable Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir/Madam:

This is an Appeal from the Examiner's Final Rejection of claims 1-2, 4-6, 8-9, and

11-13. The Final Rejection issued on July 26, 2005. The Notice of Appeal was filed in

the U.S. Patent and Trademark Office on October 26, 2005.

01/11/2006 TBESHAH1 00000017 10761009 01 FC:1402 500.00 DP

01/11/2006 TBESHAH1 00000017 10761009 02 FC:1251 120.00 0P

REAL PARTY IN INTEREST

The real party in interest is Advanced Micro Devices, Inc.

RELATED APPEALS AND INTERFERENCES

There are no related Appeals or Interferences.

STATUS OF CLAIMS

Claims 1-2, 4-6, 8-9, and 11-13 are pending, and claims 3, 7, 10, and 14-20 were canceled in previous amendments. Claims 1-2, 4-6, 8-9, and 11-13 have been finally rejected in a Final Rejection dated July 26, 2005. This Appeal is directed to the rejection of claims 1-2, 4-6, 8-9, and 11-13 which appear in the attached "Appendix of Claims on Appeal."

STATUS OF AMENDMENTS

No claim amendments have been entered after issuance of the Final Rejection of July 26, 2005.

SUMMARY OF CLAIMED SUBJECT MATTER

Claim 1

Independent claim 1 defines a method for forming a field-effect transistor (e.g., field-effect transistor 202 in Figure 2) on a substrate (e.g., substrate 204 in Figure 2). The method includes a step of using a silicon tetrachloride ("SiCl₄") precursor in an atomic layer deposition ("ALD") process to form a buffer layer (e.g., ALD buffer layer 212 in Figure 2) on the substrate. Thereafter, a high-k dielectric layer (e.g., high-k dielectric layer 214 in Figure 2) is formed over the ALD buffer layer. The high-K dielectric layer can be made of aluminum oxide, hafnium oxide, or zirconium oxide.

Claim 2

Claim 2 depends from claim 1 and claims a subsequent step of forming a gate electrode layer (e.g., gate electrode layer 216 in Figure 2) over the high-k dielectric layer. Claim 2 thus clarifies that the ALD buffer layer is utilized in the gate of the field-effect transistor.

Claim 8

Independent claim 8 defines a method substantially similar to that defined by independent claim 1.

Claim 9

Ŀ

Dependent claim 9 defines a method substantially similar to that defined by dependent claim 2.

GROUND(S) OF REJECTION TO BE REVIEWED ON APPEAL

- A. Claims 1, 4-6, 8, and 11-13 under 35 USC §103(a) as being unpatentable over U.S.
 Patent No. 6,563,183 to En et al (hereinafter "En") in combination with U.S.
 Patent Publication No. 2005/0048765 to Kim (hereinafter "Kim").
- B. Claims 2 and 9 under 35 USC §103(a) as being unpatentable over En in combination with Kim.

ARGUMENT

A. Rejection of claims 1, 4-6, 8, and 11-13 under 35 USC §103(a) as being unpatentable over En in combination with Kim.

Applicant respectfully submits that the present invention, as defined by amended independent claims 1 and 8, is patentably distinguishable over En and Kim, either singly or in combination.

En is directed to a gate array with multiple dielectric properties. According to En, an integrated circuit is fabricated on a semiconductor substrate, including first and second field effect transistors. The first field effect transistor includes a first polysilicon gate positioned above a first channel region of the substrate and isolated from the first channel region by a first dielectric layer extending the entire length of the first polysilicon gate. The first dielectric layer includes a first dielectric material with a first dielectric constant. The second field effect transistor consists of a second polysilicon gate positioned above a second channel region on the substrate and isolated from the second channel region by a second dielectric layer extending the entire length of the second polysilicon gate. The second dielectric layer has a second dielectric material with a second dielectric constant. The first dielectric constant and the second dielectric constant may be different. *See* the flow chart of Figure 2, and Figures 5a through 5i and their related descriptions in En.

According to En, utilization of different dielectrics with different dielectric constants results in a gate array that can include smaller, faster transistors having a high dielectric constant, with additional flexibility in that transistors with different operating properties can be fabricated and used. *See*, column 10, lines 13-21 of En.

However, En is not directed to formation of a thin, high quality buffer layer utilizing a silicon tetrachloride precursor in a field effect transistor in order to prevent the problems associated with transistor gates having low quality, non-uniform, thick, lower-k, and pin-holed dielectrics which in turn result from randomly and unintendedly grown thermal oxide at the silicon/high k interface in the gate of the transistor. *See*, for example, page 8, line 20 through page 9, line 9 of the present application. Moreover, the present invention teaches use of aluminum oxide, which is specifically suitable for use as a highk dielectric over an ALD silicon oxide layer and in the gate of a transistor.

H1877

Thus, the present invention discloses and claims "utilizing a silicon tetrachloride precursor in an atomic layer deposition process to form a buffer layer" on the substrate and "forming a high-k dielectric layer over [the] buffer layer, [the] high-k dielectric layer comprising aluminum oxide." In addition to the fact that En does not address the problems addressed by the present invention, En does not disclose or suggest, for example, use of silicon tetrachloride precursor, nor use of aluminum oxide as a high-k dielectric. Moreover, En does not disclose or suggest use of an ALD silicon oxide buffer layer formed with silicon tetrachloride precursor and an overlying high-k dielectric layer formed with aluminum oxide. As such, the present invention, as defined by the amended claims, is patentably distinguishable over En.

The Examiner has cited Kim as disclosing use of silicon tetrachloride to form oxide in an ALD process. However, Kim is directed to sealing pores in a *low-k dielectric* damascene process for forming conductive layers. See, for example, Figure 3A of Kim and its related description. As such, Kim specifically teaches away from use of an ALD layer in conjunction with *high-k dielectrics*. For example, Kim does not disclose or suggest "forming a high-k dielectric layer over [the] buffer layer, [the] high-k dielectric layer comprising aluminum oxide." Moreover, Kim is not directed to fabrication of a field effect transistor, but to the formation of conductive patterns in a damascene process.

The Examiner has stated that Kim is cited for suggesting that an ALD layer formed with silicon tetrachloride precursor can be used in a transistor utilizing a high-k gate dielectric. However, there is no suggestion whatsoever in Kim for such a departure from the teachings of Kim, where Kim in fact discloses sealing pores in a *low-k dielectric* damascene process. It is noted that Applicant has not claimed that the invention has for the first time utilized an ALD layer, nor that the invention has for the first time utilized a high-k dielectric. Likewise, Applicant has not claimed that the invention is about forming an ALD layer with silicon tetrachloride precursor. Applicant has merely claimed that the combination of an ALD buffer layer formed with silicon tetrachloride precursor, and a high-k dielectric formed with aluminum oxide, both in a field effect transistor, is novel and inventive. It is submitted that Kim does not provide suggestions or teachings to cure the deficiencies of En. In other words, the general proposition that an ALD layer can be formed with silicon tetrachloride precursor does not suggest or overcome the deficiencies of En discussed above.

B. Rejection of claims 2 and 9 under 35 USC §103(a) as being unpatentable over En in combination with Kim.

Applicant submits that, at a minimum, the invention defined by dependent claims 2 and 9 is patentably distinguishable over En and Kim, either singly or in combination.

As discussed above, En is not directed to formation of a thin, high quality buffer layer utilizing a silicon tetrachloride precursor in a field effect transistor in order to prevent the problems associated with *transistor gates* having low quality, non-uniform, thick, lower-k, and pin-holed dielectrics which in turn result from randomly and unintendedly grown thermal oxide at the silicon/high k interface in *the gate* of the transistor. *See*, for example, page 8, line 20 through page 9, line 9 of the present application. However, the invention defined by dependent claims 2 and 9 claims use of aluminum oxide, which is specifically suitable for use as a high-k dielectric over an ALD silicon oxide layer and in the *gate of a transistor*.

Dependent claims 2 and 9 require "forming a gate electrode layer over [the] high-k dielectric layer." In addition to the fact that En does not address the problems addressed by the present invention, En does not disclose or suggest, for example, use of silicon tetrachloride precursor, nor use of aluminum oxide as a high-k dielectric. Moreover, En does not disclose or suggest use of an ALD silicon oxide buffer layer formed with silicon tetrachloride precursor and an overlying high-k dielectric layer formed with aluminum oxide as parts of a *gate of a transistor*. As such, the present invention, as defined by dependent claims 2 and 9, is patentably distinguishable over En.

Moreover, as discussed above, Kim is directed to sealing pores in a *low-k dielectric* damascene process for forming conductive layers. As such, Kim specifically teaches away from use of an ALD layer in conjunction with *high-k dielectrics*. For example, Kim does not disclose or suggest "forming a high-k dielectric layer over [the] buffer layer, [the] high-k dielectric layer comprising aluminum oxide." Further, Kim is not directed to fabrication of a field effect transistor or *its gate*, but to the formation of conductive patterns in a damascene process. In contrast, dependent claims 2 and 9 claim "forming a gate electrode layer over [the] high-k dielectric layer." Kim is not directed to formation of *transistor gates*, but to patterning conductors. In sum, claims 2 and 9 claim that the combination of an ALD buffer layer formed with silicon tetrachloride precursor, and a high-k dielectric formed with aluminum oxide, both *in the gate of* a field effect transistor, is novel and inventive. It is submitted that Kim does not provide suggestions or teachings to cure the deficiencies of En. In other words, the general proposition that an ALD layer can be formed with silicon tetrachloride precursor does not suggest or overcome the deficiencies of En discussed above.

CONCLUSION

For all the foregoing reasons, Applicant respectfully submits that independent claims 1 and 8 are patentably distinguishable over En and Kim, either singly or in combination. Therefore, dependent claims 4-6 and 11-13 are also patentably distinguishable over En and Kim for reasons similar to those discussed above, and further for the additional limitations contained in each dependent claim. Moreover, dependent claims 2 and 9 are allowable for the additional reasons separately discussed in relation to dependent claims 2 and 9. Thus, an early allowance of claims 1-2, 4-6, 8-9, and 11-13 pending in the present application is respectfully requested.

This Appeal Brief is submitted herewith with an Appendix of the appealed claims and the requisite fee for filing the Appeal Brief.

> Respectfully Submitted, FARJAMI & FARJAMI LLP

Date: 1/6/06

FARJAMI & FARJAMI LLP 26522 La Alameda Ave., Suite 360 Mission Viejo, California 92691 Telephone: (949) 282-1000 Facsimile: (949) 282-1002

Michael Farjami, Esq. Reg. No. 38, 135

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed: Mail Stop Appeal Brief - Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Jan, 6, 2006. Date of Deposit:

NING LESLET L Name of Person Mailing Paper and/or Fee

Signature

1/6/06 Date

APPENDIX OF CLAIMS ON APPEAL

Claim 1: A method of forming a field-effect transistor on a substrate, said method comprising steps of:

utilizing a silicon tetrachloride precursor in an atomic layer deposition process to form a buffer layer on said substrate;

forming a high-k dielectric layer over said buffer layer, said high-k dielectric layer being selected from the group consisting of hafnium oxide, zirconium oxide, and aluminum oxide.

Claim 2: The method of claim 1 further comprising a step of forming a gate electrode layer over said high-k dielectric layer.

Claim 4: The method of claim 1 wherein said buffer layer comprises substantially no pin-hole defects.

Claim 5: The method of claim 1 wherein said buffer layer has a thickness less than approximately 5.0 Angstroms.

Claim 6: The method of claim 2 wherein said gate electrode layer comprises polycrystalline silicon.

Claim 8: A method for forming a field effect transistor on a substrate, said method comprising a step of forming a buffer layer on said substrate, said method being characterized by:

utilizing a silicon tetrachloride precursor in an atomic layer deposition process to form said buffer layer on said substrate;

forming a high-k dielectric layer on said buffer layer, said high-k dielectric layer being selected from the group consisting of hafnium oxide, zirconium oxide, and aluminum oxide.

Claim 9: The method of claim 8 further comprising a step of forming a gate electrode layer over said high-k dielectric layer.

Claim 11: The method of claim 8 wherein said buffer layer comprises substantially no pin-hole defects.

Claim 12: The method of claim 8 wherein said buffer layer has a thickness less than approximately 5.0 Angstroms.

Claim 13: The method of claim 9 wherein said gate electrode layer comprises polycrystalline silicon.

EVIDENCE APPENDIX

(NONE)

RELATED PROCEEDINGS APPENDIX

e.

(NONE)

Page 14 of 14

OIPE										
	8									
JAN 1 0 2006	<u>5</u> /	Act of 1995, no persons	are required		Patent and Tradem	nark Office:	U.S. ĎEPA	/31/2006. (RTMENT C		
A Duncate Contraction					respond to a collection of information unless it displays a valid OMB control number. Complete if Known					
Effective on 12/8/2004. Fees pursuant to the Consolidated Appropriations Act, 2005 (H.R. 4818).					Application Number 10/761,009					
FEE TRANSMITTAL For FY 2005					Date .	01/20/20	004			
					lamed Inventor	Jeon	1			
					iner Name	Pham, L	i, Long			
Applicant Claims small entity status. See 37 CFR 1.27					nit	2814				
TOTAL AMOUNT OF PAYMENT \$620.00				Attorn	ey Docket No.	0180154	1154			
METHOD OF PAYMENT (check all that apply)										
			<u> </u>			<u> </u>				
Check X Credit Card Money Order Other (please identify):										
X Deposit Account Deposit Account Number: 50-0731 Deposit Account Name: Farjami & Farjami LLP For the above-identified deposit account, the Director is hereby authorized to: (check all that apply)										
	e-identified deposit a rge fee(s) indicated		hereby aut	horized to: (check all that apply Charges fee(s) in		w excent	for the fill	na fee	
	• • • •				• • • •		νν, εκτερι		ig iee	
Charge any additional fee(s) or underpayments of fee(s) under 37 CFR 1.16 and 1.17 WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and										
authorization on PTO-2	2038.	come public. Credit cai	d informatio	n should not	be included on this f	form. Provid	e credit can	d informatio	n and	
FEE CALCULATI										
1. BASIC FILING,	FILING	EXAMINATION FE	ES EARCH F	FES	EXAMINAT		8			
Small Entity Small E										
Application Typ				<u>e (\$)</u>		<u>Fee (\$)</u>		<u>Fees</u> I	Paid (\$)	
Utility	300	150	500	250	200	100				
Design	200	100	100	50	130	65				
Plant	200		300	150	160	80				
Reissue	300	150	500	250	600	300				
Provisional 2. EXCESS CLAI	200	100	0	0	0	0			Small Entity	
Fee Description								Fee (\$)	Fee (\$)	
		, each claim over 20						50	25	
-		or Reissues, each in	dependen	t claim mor	re than in the ori	ginal pater	nt	200	100	
Multiple depender			For	Doid (f)		Multiple Dr	nondont	360 Claima	180	
$ \underline{\text{Total Claims}}_{-20 \text{ or HP}} = \underbrace{\text{Extra Claims}}_{0} \mathbf{x} \underbrace{\text{Fee ($)}}_{\$50.00} = $					id (\$) Multiple Depende 6 0.00 Fee (\$)			<u>Ciaims</u> Fee Paid (\$)	
HP = highest number of				\$ 0.00		\$360.0	_		2	
Indep. Claims	Extra Claim		Fee	e Paid (\$)		- 4500.1	<u> </u>			
	HP = 0	× \$200.00	=	\$ 0.00						
HP = highest number of		id for, if greater than 3								
3. APPLICATION		1100 1		1	· . C . 1 . · ·	<u> ሰብ ር ሰብ</u>		. 11	、 、	
		ceed 100 sheets of p fraction thereof. S					25 for sn	hall entity)	
Total Sheets	<u>Extra Sh</u>) or fraction there		(\$)	Fe	e Paid (\$)	
	- 100 = 0	/ 50 =			a whole number)		50.00 =		\$ 0.00	
4. OTHER FEE(S) Fees Paid(\$)										
Non-English Specification, \$130 fee (no small entity discount)										
Other: Filing a brief in support of an appeal and One Month Extension (37 CFR §1.136) \$620.00										
SUBMITTED BY	,									
Signature	lla	2°		ration No. ey/Agent)	38135		Telephon	e (949)	282-1000	
Name (Print/Type) Michael Farjami, Esq. Date 1/6/06									6	
This collection of information is required by 37 CFR 1.136. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to										

USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 30 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

.

•